Page tree
Skip to end of metadata
Go to start of metadata
Bug

Host interface:

  • Parallel DPM = DPM: 8/16-bit, multiplexed/non-multiplexed
  • Serial DPM = SPM: SPI/SQI, SPO/SPH=0/1, SPO/SPH=1/1

When a write access during the last bit of a data byte is aborted (CS deasserted), it will still perform a write into INTRAM.

The written data is incorrect. The content of the last data bit = state of the MOSI signal (SPM) or data signals (DPM) during access abort.

Note:

  • When a write access was started and not properly completed as supposed, it is impossible to surely prevent that no data is written in the netX (for both SPM and DPM access).
Workaround

No workaround, despite completing the write access properly as supposed

 Example: SPM access in SPI slave mode