Page tree
Skip to end of metadata
Go to start of metadata


netRAPID H90

netRAPID H90 (NRP H90) chip carriers have been developed in order to ease the development of hardware using the netX 90.

The Evaluation kit for NRP H90 will be available end of Q3/2019.

The Hilscher Platform Strategy provides the whole range of communication solutions to the user – from a standardized PC Card up to the integration of the multi-protocol chip netX.

All solutions – whether Master or Slave – have the same interface to the application and use the same tools.


Thus, you are able to start your software development for NRP H90 on the netX 90 software development board already today.



netX Studio CDT

For application development, netX 90 SoC and NRP H90 use the same tool. 

netX Studio CDT is an integrated development environment that includes all components required to configure, develop and debug embedded applications.



Hardware configuration

With netX Studio CDT, the hardware configuration of a netX device has never been so easy.

Just drag the application peripherals, network or host interfaces you want to implement and drop it into the “Pin Assignment” GUI.

The intuitive graphical user interface offers several options to customize your hardware configuration.


Pin Assignment GUI

The hardware configuration GUI for NRP H90 will differ from the netX 90 GUI.

Nevertheless, you are able to create a hardware configuration for NRP H90 while oberserving the following steps.

  1. Download latest netX Studio CDT Version
  2. Create a new Hardware configuration for netX 90 as described in the getting started guide
  3. Please notice that NRP H90 does not feature the sampe hardware configuration options like netX 90 SoC.
    To create a hardware configuration for NRP H90 you are able to select and configure the following Signals:




Network InterfaceConsole InterfaceUART
Real-time EthernetDUAL PHY
PHY0
FieldbusXM0
Host InterfaceSPMSPM0
Application PeripheralsSQISQI0_B_SPI
SQI0_B_SQI
SQI1
MMIOMMIO0
MMIO1
MMIO2
MMIO3
MMIO4
MMIO5
MMIO6
MMIO7
MMIO8
MMIO9
MMIO10
MMIO11
MMIO12
MMIO13
MMIO14
MMIO15
MMIO16
MMIO17
IO LinkIO_Link0
IO_Link1
MLEDMLED4
MLED5
MLED6
MLED7
MLED8
MLED9
MLED10
MLED11
PIOPIO_APP0
PIO_APP10
PIO_APP12
PIO_APP17
PIO_APP18
PIO_APP20
PIO_APP21
PIO_APP22
PIO_APP23
PIO_APP27
BiSSBiSS0
BiSS1
EnDatEnDat0
EnDat1
ADCADC0_IN0
ADC0_IN1
ADC1_IN0
ADC1_IN1
ADC2_IN0
ADC2_IN1
ADC2_IN7
ADC3_IN0
ADC3_IN1
ADC3_IN2
ADC3_IN3



Shared signals

As you might have noticed, some signals are shared, so that they cannot be selected at the same time. The following table shows the dependencies between the signals:

RED netX 90 Pins, that cannot be selected by NRP H90

YELLOW netX 90 Pins, that can be selected by NRP H90

GREEN netX 90 Pins, that are recommended by NRP H90 Design-in guide

GREY netX 90 Pins, that are not selectable and therefore also NRP H90 Pins

  File Modified
Microsoft Excel Spreadsheet Comparision_netX90_NRP H90_Pinout.xlsx 2019-08-05 by Simon Fischer

netXSignalShared withPad typePower-onnetRAPID
PinDefaultOption 1Option 2Option 3Option 4Option 5Option 6Option 7Option 8Option 9Pin
H9MII1_TXD2 / LVDS0_TXNMII1_TXD2 XM1_IO2 IO_LINK5_OUTSQI0_APP_MISO_BPIO_APP22MPWM3 IOD48CS / LVDSopen / -1
H8MII1_TXD3 / LVDS0_TXPMII1_TXD3 XM1_IO3 IO_LINK5_OESQI0_APP_MOSI_BPIO_APP23MPWM4 IOD48CS / LVDSopen / -2
J8MII1_TXD1 / LVDS0_RXPMII1_TXD1 XM1_IO1 IO_LINK4_OESQI0_APP_CS0N_BPIO_APP21MPWM2 IOD48CS / LVDSopen / -3
J9MII1_TXD0 / LVDS0_RXNMII1_TXD0 XM1_TXOEXM1_TXOE_ECLK SQI0_APP_CLK_BPIO_APP20MPWM1 IOD48CS / LVDSopen / -4
G8MII1_RXD1 / LVDS1_TXPMII1_RXD1PHY1_FTXXM1_TXXM1_TX_ECLK SQI0_APP_SIO2_BPIO_APP17MENC_MP0 IOD48S / LVDSopen / -5
F9MII1_RXD2 / LVDS1_RXPMII1_RXD2PHY1_FXENXM1_IO0 SQI0_APP_SIO3_BPIO_APP18MENC1_N IOD48S / LVDSopen / -6
E2HIF_RDNDPM_RDNSQI1_APP_SIO2UART_APP_RTSNMMIO16 ETH_MDC EXT_RDN IOU48Spu7
F2HIF_DIRQDPM_DIRQSQI1_APP_SIO3UART_XPIC_APP_CTSNMMIO17 EXT_CS1N IOU48Spu8
A6HIF_D15DPM_D15SQI1_APP_MOSIMLED11MMIO15IO_LINK7_WAKEUP DPM0_SQI_SIO3 IOU48Spu11
B6HIF_D14DPM_D14SQI1_APP_MISOMLED10MMIO14IO_LINK6_WAKEUP DPM0_SQI_SIO2 IOU48Spu12
C6HIF_D13DPM_D13SQI1_APP_CLKMLED9MMIO13IO_LINK5_WAKEUP DPM0_SPI_SIRQ IOU48Spu13
A7HIF_D12DPM_D12SQI1_APP_CS0NMLED8MMIO12IO_LINK4_WAKEUP DPM0_SPI_DIRQ IOU48Spu14
B7HIF_D11DPM_D11 MLED7MMIO11IO_LINK3_WAKEUP DPM0_SPI_CLK IOU48Spu15
C7HIF_D10DPM_D10 MLED6MMIO10IO_LINK2_WAKEUP DPM0_SPI_CSN IOU48Spu16
A8HIF_D9DPM_D9 MLED5MMIO9 DPM0_SPI_MOSI IOU48Spu17
B8HIF_D8DPM_D8 MLED4MMIO8 DPM0_SPI_MISO IOU48Spu18
L4MMIO7 / ADC1_IN1MMIO7IO_LINK1_WAKEUPENDAT1_CLKBISS1_MA IOD48CSIANApd19
M4MMIO6 / ADC1_IN0MMIO6IO_LINK1_OEENDAT1_OE IOD48CSIANApd20
L5MMIO5 / ADC0_IN1MMIO5IO_LINK1_OUTENDAT1_OUTBISS1_MO IOD48CSIANApd21
M5MMIO4 / ADC0_IN0MMIO4IO_LINK1_INENDAT1_INBISS1_SL IOD48CSIANApd22
L6MMIO3 / ADC3_IN1MMIO3IO_LINK0_WAKEUPENDAT0_CLKBISS0_MA IOD48CSIANApd23
M6MMIO2 / ADC3_IN0MMIO2IO_LINK0_OEENDAT0_OE IOD48CSIANApd24
L7MMIO1 / ADC2_IN1MMIO1IO_LINK0_OUTENDAT0_OUTBISS0_MO IOD48CSIANApd25
M7MMIO0 / ADC2_IN0MMIO0IO_LINK0_INENDAT0_INBISS0_SL IOD48CSIANApd26
L2VREF_ADCVREF_ADC ANA-27
K7COM_IO0 / ADC3_IN2GPIO8I2C0_COM_SCL SQI_CS1N IOD48CSIANApd28
K6COM_IO1 / ADC3_IN3GPIO9I2C0_COM_SDA ETH_B_TXER IOD48CSIANApd29
J5MII0_RXD0MII0_RXD0PHY0_FRXXM0_RX ETH_B_RXD0 ID24Spd30
J4MII0_RXD1MII0_RXD1PHY0_FTXXM0_TXXM0_TX_ECLK ETH_B_RXD1PIO_APP9 IOD48Spd31
J7MII0_TXD0 / ADC2_IN7MII0_TXD0 XM0_TXOEXM0_TXOE_ECLK ETH_B_TXD0PIO_APP12 IOD48CSIANApd32
H5MII0_RXD2MII0_RXD2PHY0_FXENXM0_IO0 ETH_B_RXD2PIO_APP10 IOD48Spd33
L3RST_OUT_NRST_OUT_N IO_LINK7_OUT PIO_APP27MPWM5 IOD48CSpd34
M3RST_IN_NRST_IN_N IU24Spu35
J1RDY_NRDY_N IOU48CSpu38
J2RUN_NRUN_N IOU48CSpu39
G10UART_RXDUART_RXD ID24Spd44
G11UART_TXDUART_TXD OZD48Cpd45
J12PHY0_TXPPHY0_TXP PHY-46
J11PHY0_TXNPHY0_TXN PHY-47
H12PHY0_RXPPHY0_RXP PHY-48
H11PHY0_RXNPHY0_RXN PHY-49
F12PHY1_RXPPHY1_RXP PHY-50
F11PHY1_RXNPHY1_RXN PHY-51
E12PHY1_TXPPHY1_TXP PHY-52
E11PHY1_TXNPHY1_TXN PHY-53
A2VDDIOVDDIO VDD_IO-10, 37
A11VDDIOVDDIO VDD_IO-10, 37
L1VDDIOVDDIO VDD_IO-10, 37
L12VDDIOVDDIO VDD_IO-10, 37
A1VSS (GND)VSS (GND) GND-9, 36
A12VSS (GND)VSS (GND) GND-9, 36
F6VSS (GND)VSS (GND) GND-9, 36
F7VSS (GND)VSS (GND) GND-9, 36
G6VSS (GND)VSS (GND) GND-9, 36
K3VSS (GND)VSS (GND) GND-9, 36
G7VSS (GND)VSS (GND) GND-9, 36
M12VSS (GND)VSS (GND) GND-9, 36




LFW host examples

netX Studio CDT includes ready to use code examples to quick start your netX software development project.

After creating the hardware configuration for NRP H90 as described above, you are able to use the code example as described in the getting started guide.

You just need to replace the sample hardware configuration with the hardware configuration you have created.





  • No labels