Page tree
Skip to end of metadata
Go to start of metadata

SoC Features

netX 500netX 100netX 4000 (Announced)1netX 41001
CommunicationApplicationCommunication
Core Processor
ARM® ProcessorARM926J-S at 200 MHz with 2x 8 KB TCM and MMUARM926J-S at 200 MHz with 2x 8 KB TCM and MMUCortex-R7 at 400 MHz with 2x 128 KB TCM, MPU, and FPUDual Cortex-A9 up to 600 MHz with MMU, FPU, and NEONCortex-R7 at 400 MHz with 2x 128 KB TCM, MPU, and FPU
Hilscher 32-bit RISC--4x xPIC at 100 MHz with 2x 8 KB TCM-4x xPIC at 100 MHz with 2x 8 KB TCM
Memory
Cache16 KB I / 8 KB D L116 KB I / 8 KB D L12x 32 KB L1

Dual 2x 32 KB L1, 512 KB L2

2x 32 KB L1
SRAM144 KB144 KB1568 KB512 KB2080 KB
Mask ROM32 KB32 KB128 KB64 KB128 KB
System
DMA Controller--3 channels2x8 channels3 channels
WDC (ARM / xPIC)1 / -1 / -1 / 4x 12 / -1 / 4x 1
Timer (ARM / xPIC)2x 32-bit / -2x 32-bit / -1x 64-bit + 1x 32-bit / each 3x 32-bit1x 64-bit + 2x 32-bit / -1x 64-bit + 1x 32-bit / each 3x 32-bit
Network
xC Subsystem24 channels3 channels4 channels-4 channels
IEEE 1588 SysTime11213
Fast Ethernet PHYDual-port, FX supportDual-port, FX supportDual-port, FX support-Dual-port, FX support
100 Mbps LVDSPHY--Dual-port-Dual-port
Ethernet MAC--10/100 Mbps, MIIDual 10/100/1000 Mbps, RGMIIDual 10/100/1000 Mbps, RGMII
Peripheral
UART / SPI / I2C / I2S3 / 1 / 1 / -3 / 1 / 1 / -4 / 2 / 3 / -4 / 2 / 6 / 34 / 2 / 3 / -
CAN / IO-Link V1.1

- / -

- / -1 / 8 channels3 / -1 / 8 channels
USB interfaceHost or Device V1.1Host or Device V1.1Device V1.12x Host V2.0 / Host + Device V2.0Device V1.1
PCIe Gen. 2.0---1 Lane, 1 Link1 Lane, 1 Link

LCD Controller

TFT/STN, up to 16-bit RGB, 640x480 pixel-TFT/STN, up to 16-bit RGB, 640x480 pixelTFT, up to 24-bit RGB, 1280x1024 pixel, 2D engineTFT/STN, up to 16-bit RGB, 640x480 pixel
PIO / GPIO / MMIOUp to 84 / 16 / -Up to 84 / 16 / -Up to 8 / 16 / 107Up to 141 / - / -Up to 8 / 16 / 83
Mixed Signal
Timer (PWM, IC/OC)16x 32-bit16x 32-bit16x 32-bit16x 32-bit
ADC SAR (1 Msps)2x 4 channels (10-Bit)2x 4 channels (10-Bit)2x 9 channels (12-bit)2x 4 channels (12-bit)
Quadrature Encoder2 channels2 channels2 channels2 channels
Sigma-Delta Interface--6 channels6 channels
Host Interface

Parallel (DPM)

8/16-bit8/16-bit8/16/32-bitInternal 2x8/16/32-bit

Serial (SPM)

--SPI/SQI-SPI/SQI
PCIe Gen. 2.0----End point, 8-channel DMA support
External Memory
SRAM / NOR / NAND / SDRAM(tick) / (tick) / - / (tick) (16/32-bit)(tick) / (tick) / - / (tick) (16/32-bit)(tick) / (tick) / - / (tick) (16/32-bit)(tick) / (tick) / (tick) / - (8/16-bit)(tick) / (tick) / - / (tick) (16/32-bit)
SD/MMC / SDIOSPI Mode / -SPI Mode / -- / -(tick) / (tick) (4-bit)(tick) / (tick) (4-bit)
SQI (XIP)--(tick)(tick)(tick)
DDR2 / DDR3---(tick) / (tick) (16/32-bit, optional 8-bit ECC)-
Security
Crypto Core--

SSL/TLS / VPN hardware support

SSL/TLS / VPN hardware support
Secure Boot--Mask ROM Code, RSASSA-PSSMask ROM Code, RSASSA-PSS
Built-in support--NoC Firewall, AHB Firewall

NoC Firewall, AHB Firewall

Debug
Debug / TraceJTAG / ETMJTAG / ETMJTAG/SWD / -JTAG/SWD / -
Boundary ScanJTAGJTAG JTAG JTAG
Electrical
Thermal diode--(tick)(tick)
Real-Time Clock (RTC)(tick)(tick)

(tick)

(tick)

Power supply3.3 V, 1.5 V3.3 V, 1.5 VCore 1.1625 V, I/O 3.3 V, RTC 3.3 V, DDR3 1.5 V, RGMII 2.5 V/1.5 VCore 1.1625 V, I/O 3.3 V, RTC 3.3 V, RGMII 2.5 V/1.5 V

Package dimension

345-pin BGA, 22x22 mm2, 1 mm Ball Pitch345-pin BGA, 22x22 mm2, 1 mm Ball Pitch596-pin BGA, 27x27 mm2, 1 mm Ball Pitch420-pin BGA, 23x23 mm2, 1 mm Ball Pitch


Note 1:

  • Engineering Sample 2017 (Evaluation Board) / Mass Production 2018
  • Technical details are subject to change without further notice

Note 2:

  • Channel-based real-time communication interface, which supports all popular Industrial Ethernet and Fieldbus standards
  • List of software protocol stacks by netX Technologies for industrial master or controller and slave or device applications
  • No labels